

3503 U.S. PTO
10/054823



PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM 10054823	FILING DATE 01/25/2002	CLASS 257	SUBCLASS -	GAU 281	EXAMINER <i>Green</i>
**APPLICANTS: Matsumoto Hironori; Ohmi Toshinori;					
**CONTINUING DATA VERIFIED:					
** FOREIGN APPLICATIONS VERIFIED: JAPAN 2001-027128 02/02/2001					
PG-PUB <input type="checkbox"/>		DO NOT PUBLISH <input type="checkbox"/>		RESCIND <input type="checkbox"/>	
Foreign priority claimed <input type="checkbox"/> yes <input type="checkbox"/> no 35 USC 119 conditions met <input type="checkbox"/> yes <input type="checkbox"/> no Verified and Acknowledged Examiners's initials				ATTORNEY DOCKET NO 0397-0439P	
TITLE : Integrated semiconductor circuit device, process of manufacturing the same, IC module and IC card					

U.S. DEPT. OF COMM./PAT. & TM.-PTO-436 (Rev. 12-94)

NOTICE OF ALLOWANCE MAILED		Assistant Examiner		CLAIMS ALLOWED	
				Total Claims	Print Claim for O.G.
ISSUE FEE		Primary Examiner		DRAWING	
Amount Due	Date Paid			Sheets Drwg.	Figs. Drwg.
<input type="checkbox"/> TERMINAL DISCLAIMER		PREPARED FOR ISSUE		Application Examiner	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.					

FILED WITH:

☐ DISK (CRF)

☐ CD-ROM

(Attached in pocket on right inside flap)